Cookies on this website

We use cookies to ensure that we give you the best experience on our website. If you click 'Accept all cookies' we'll assume that you are happy to receive all cookies and you won't see this message again. If you click 'Reject all non-essential cookies' only necessary cookies providing core functionality such as security, network management, and accessibility will be enabled. Click 'Find out more' for information on how to change your cookie settings.

For rapidly-changing environments with dynamic obstacles, a hardware implementation of the restrictive grid is required to exploit the advantages of using parallel analogue computation so that the path may still be computed in real time. We have implemented a silicon VLSI resistive grid on a 2mm×2mm proof-of-concept test chip using ORBIT 2μm process, the results from which are presented in this paper.


Conference paper

Publication Date



163 - 167